summaryrefslogtreecommitdiff
path: root/src/processor
diff options
context:
space:
mode:
authorSanto Cariotti <dcariotti24@gmail.com>2020-06-08 21:47:14 +0200
committerSanto Cariotti <dcariotti24@gmail.com>2020-06-08 21:50:55 +0200
commitaabc169cf496ae3e1d285ec163a248818c56cacb (patch)
tree705db93f98f077fceb8899d3cf014cf0c2b526c8 /src/processor
parentf28e2cf215dcc25fa39ed9460a26ef9be76ff81e (diff)
chore: init parser
Diffstat (limited to 'src/processor')
-rw-r--r--src/processor/mod.rs1
-rw-r--r--src/processor/registers.rs61
2 files changed, 62 insertions, 0 deletions
diff --git a/src/processor/mod.rs b/src/processor/mod.rs
new file mode 100644
index 0000000..8993d24
--- /dev/null
+++ b/src/processor/mod.rs
@@ -0,0 +1 @@
+pub mod registers;
diff --git a/src/processor/registers.rs b/src/processor/registers.rs
new file mode 100644
index 0000000..fbebd13
--- /dev/null
+++ b/src/processor/registers.rs
@@ -0,0 +1,61 @@
+pub struct CSPR {
+ n: bool,
+ z: bool,
+ c: bool,
+ v: bool,
+}
+
+impl CSPR {
+ pub fn new() -> Self {
+ CSPR {
+ n: false,
+ z: false,
+ c: false,
+ v: false,
+ }
+ }
+}
+
+pub struct Registers {
+ pub r1: i32,
+ r2: i32,
+ r3: i32,
+ r4: i32,
+ r5: i32,
+ r6: i32,
+ r7: i32,
+ r8: i32,
+ r9: i32,
+ r10: i32,
+ r11: i32,
+ r12: i32,
+ ip: i32,
+ sp: i32,
+ lr: i32,
+ pc: u32,
+ nzcv: CSPR,
+}
+
+impl Registers {
+ pub fn new() -> Self {
+ Registers {
+ r1: 0,
+ r2: 0,
+ r3: 0,
+ r4: 0,
+ r5: 0,
+ r6: 0,
+ r7: 0,
+ r8: 0,
+ r9: 0,
+ r10: 0,
+ r11: 0,
+ r12: 0,
+ ip: 0,
+ sp: 0,
+ lr: 0,
+ pc: 0,
+ nzcv: CSPR::new(),
+ }
+ }
+}